ABSTRACT In this paper, we propose a parameter extraction method for a complete MOSFET small signal equivalent circuit model addressing nearly all the parasitic and non-quasi-static (NQS) effects. Extraction and de-embedding of drain/source/gate series resistances and the substrate network are found to be necessary for obtaining the intrinsic elements of the small-signal equivalent circuit. We demonstrate for the first time, a step-by-step procedure for the extraction and de-embedding of the extrinsic model parameters directly from measurements. As a result, a precise intrinsic parameters derivation in the saturation region is presented. Moreover, for the intrinsic small signal equivalent circuit, a gate drain branch is supplemented in parallel to describe parasitic gate-drain coupling under high frequency up to 60 GHz together with the NQS effects. Finally, the presented parameter extraction method is verified by comparing with the corresponding measurement data from the 40-nm RF CMOS process of Shanghai Huali Microelectronics Corporation.
I. INTRODUCTION
As MOSFETs are scaled down to improve the integration density and electrical performance for millimeter wave (MMW) applications, the parasitics become increasingly complicated in integrated circuits [1] - [3] . Accurate modeling of MMW MOSFETs requires proper characterization of both intrinsic and extrinsic parts. The extrinsic parasitics at gate, drain, source and substrate may play a more crucial role than intrinsic ones in very high frequency. Once the extrinsic parasitics are accurately extracted and de-embedded, intrinsic components could be achieved.
A lot of effort has already been put into characterizing and extracting extrinsic parasitics. For instance, the technique took the intrinsic elements into account under different bias conditions is applied in some works for extracting the series impedances [4] , [5] . However, the method is made possible by approximating the equivalent circuit until it is simple enough.
The cold extraction method (Vds=Vgs=0V) [6] assumes that the intrinsic part is purely capacitive and therefore biasindependent series parasitics are easily extracted. However, the resistances extraction when substrate loss and gatesubstrate coupling effect are considered is still not fully discussed when the cold strategy is used in previous work [4] , [6] .
In this paper, a parameter extraction method that suffers from none of the above limitations is proposed for a complete MMW MOSFET small signal equivalent circuit model addressing nearly all the parasitic and NQS effects. We have fully considered the layout-dependent resistive/capacitive parasitics and substrate loss of the HLMC 40nm MOSFETs. In the next section, complete small-signal NMOS equivalent circuit models on zero-bias (Vds=Vgs=0V) and saturation region are presented. The extraction of extrinsic parasitics and intrinsic elements are solved in Sections III and IV, respectively. In Section V, the presented parameter extraction method is verified by comparing with the corresponding measurement data. Concluding remarks are given in Section VII.
II. COMPLETE SMALL-SIGNAL MOSFET EQUIVALENT CIRCUIT MODELS
A set of NMOS transistor test structures fabricated on the 40nm RF CMOS process of Shanghai Huali Microelectronics Corporation (HLMC) are measured up to 60GHz for investigating the small-signal MOSFET modeling and parameter extraction. Standard open-short de-embedding is performed on the measured S-parameters since this method is thought to be still effective below 60GHz [7] . The MOSFET is designed as a two-port network with source and bulk connected to ground, gate as input and drain as output respectively.
Under zero-bias, the MOSFET equivalent circuit model with the intrinsic part consisting of three capacitances is shown in Fig. 1 . R g , R s , and R d are gate/source/drain series resistances, respectively. The substrate effect is modeled as a RC network different from the only-resistive substrate model [8] and C jd is the drain-to-bulk junction capacitance. In addition, the C gb for characterizing gate-bulk coupling effect is added in the equivalent circuit. In extrinsic parasitics extraction, series resistance and substrate effect are assumed to be bias independent or at least have weak bias dependence. Fig. 2 shows a complete small-signal model addressing nearly all the parasitic and NQS effects in the saturation region. C gs is the inversion-charge capacitance and the resistance R nqs represents the effective channel resistance seen by the signal flowing via C gs from gate to source [9] . C gso represents the gate-to-source overlap and fringing capacitances. Since the inversion channel acts as a conductive shield, C gb becomes much less than the other capacitances and then, it can be neglected [8] , [10] . Note that, the controlling voltage is the total voltage V gs across the R nqs and C gs . C m = C dg − C gd is a trans-capacitance taking care of the different effects of the gate and drain on each other in terms of charging currents [11] - [13] . The gate-to-drain overlap and fringing capacitances are merged with the corresponding intrinsic capacitance C gd . In addition, a gate-drain branch consisting of C gd1 and R gd paralleled with C gd is added to accurately model the frequency dependence of coupling effects arising from non-ideality parasitics in high frequency region in this work [6] . C ds is the drain-to-source intrinsic capacitance. This paper gives a complete extraction procedure for extracting all the above parameters.
III. EXTRACTION OF EXTRINSIC ELEMENTS
The conventional T-type equivalent circuit model [4] , [6] in fact does not fully consider the layout-dependent gate and substrate parasitics under zero-bias. Therefore, we propose a step-by-step procedure for the extraction and de-embedding of the extrinsic elements for a more complete model as shown in Fig. 1 in this section.
We first give an extraction of R d parameter. To extract R d from the measured data, the following equations derived from Fig. 1 are used.
In the high-frequency region (40GHz-60GHz), equation (5) is reasonable for Mag (Z G,22 ) becomes much less than Mag (Z sub ) with increasing frequency [14] . Then, the value of R d can be extracted by equation (6) , where A d is expressed as a function of other parameters under zero-bias and the detail of A d in (6) is listed in the Appendix (1).
The linear regression is performed to the measured highfrequency data of Real(Z 22 − Z 12 ) with regard to ω −2 for a HLMC 40nm NMOS transistor, which has 32 fingers and a gate width of 5µm for each finger as shown in Fig. 3 . The intercept with the Real(Z 22 − Z 12 ) axis is used as an initial guess of R d = 1.98 . Before the substrate parameter VOLUME 7, 2019 399 extraction, the extracted R d has to be subtracted for obtaining Y d parameters.
The substrate network may affect the extraction of the model parameters, including source and gate resistances at high frequencies. Therefore, the substrate network should be de-embedded for R g extraction. Cold extraction technique [15] is used in this letter to extract substrate parameters of the model (i.e., R sub , C sub , and C jd ). The details are shown in the following equations,
where
We can solve for R sub and C sub as:
The a 1 , a 2 , and C jd can be extracted using the frequency response at zero-bias. At lower frequencies, (7) and (8) Using extracted values at zero-bias, it is determined that C jd = 72fF, R sub = 55 and C sub = 414fF.
Next, R g can be extracted from Z G -parameters after deembedding the Z d and Z sub as defined in Fig. 1 . In the high-frequency region (40GHz-60GHz), equation (9) gives the extracted R g = 4.6 as shown in Fig. 3 . Here A g is analogous to A d and the detail of A g is shown in the Appendix (2). So far, R d , R g , and substrate parameters have been extracted.
IV. INTRINSIC PARAMETER EXTRACTION
After de-embedding of R d , R g , and substrate parameters, the Z in -parameters of the T-type equivalent circuit with R s in the saturation region are obtained. Before the intrinsic parameters extraction, R s can be accurately extracted by using equation (10) in the high-frequency region (40GHz-60GHz), where A s is expressed as a function of intrinsic parameters in saturation region and its detail is listed in the Appendix (3). The linear regression giving the extracted R s = 2.36 for V ds = 1.1V and V gs = 837.5mV as shown in Fig. 3 .
Using Y i -parameters analysis of the intrinsic part as defined in Fig. 2 , a parameter extraction procedure is developed and included in the Appendix (4)- (16) . The directly extracted capacitances C ds , C gd , C m and C gso versus frequency are plotted in Fig. 4 . The result that directly extracted capacitances from measurement are almost constant across broad frequency band confirms the validity of the complete model and extraction procedure in this work. Other intrinsic elements are formulated and extracted from simple linear fitting as defined in the Appendix.
The extracted intrinsic element values of the model in saturation region are listed in Table 1 . The R s decreases with increasing gate bias for constant V ds = 1.1V, which is consistent with the description in [10] and [16] . The extracted key intrinsic parameters (e.g., C gs , R nqs , C gd , C ds and gm) are nearly constant in saturation region (V gs = 0.575V-1.1 V) [6] , [11] .
V. EXPERIMENTAL VALIDATION
Using the presented parameter extraction method, we compare the simulation results of Y 12 parameter with and without the gate-drain branch consisting of C gd1 and R gd in Fig. 5 . It shows that the presented model in this work with the gate-drain branch can yield a more accurate fit of the measured data in high frequency region than the conventional model. This phenomenon also exists in devices for N f = 8 and N f = 16. However, only a 32 finger NMOS transistor, which has a gate length of 0.04µm and a gate width of 5µm for each finger is shown as an example. 400 VOLUME 7, 2019 In Fig. 5 , real and imaginary parts of the simulated Y parameters using the extracted small-signal equivalent circuit model in this paper are found to agree well with the measured ones for frequency range from 0.25GHz to 60 GHz, thus verifying the effectiveness and accuracy of the complete small-signal model and its extraction method proposed in this work.
VI. CONCLUSION
A complete MOSFET small-signal model and the parameter extraction procedure are proposed. The values of the substrate parameters and the gate/drain series resistances are extracted by using their Y/Z-parameter equations derived from the model in zero-bias. For the coldfet model, we add a gate-substrate coupling capacitance to the equivalent circuit and a step-to-step extraction and de-embedding procedure for extrinsic elements is presented. In saturation region, a complete MOSFET small-signal equivalent circuit model addressing nearly all the parasitic and NQS effects is proposed. After removing the extrinsic parasitics, the intrinsic elements are formulated and extracted from the measurements and linear fitting. Moreover, we show that the frequency dependence of Y 12 in high frequency region can be well explained by considering the gate-drain branch consisting of C gd1 and R gd . The effectiveness and the accuracy of the complete model and its extraction technique is verified by achieving excellent agreement of the modeled Y parameters with the measured data from 0.25GHz to 60 GHz.
With A = C gd C ds + C gs C gd + C gs C ds A
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R nqs = α 2 (14) 
